Verified source routing for India job discovery.
Verified employer opening
Private Full Time

I/O Design Engineer

Broadcom Singapore-Yishun
Interested in this role? Apply on employer site Continue securely to the official employer careers portal. NextCareerWay never collects an application fee.
Source-first job page Review the role, company, location, and apply destination before leaving NextCareerWay.
Official apply destination No fee collected by NextCareerWay Verify details on employer page
Experience
Not specified
Qualification
Review official listing
Posted
31 Aug 2026
Closing date
Check source
Salary
Not disclosed

Job information

About this opportunity

Employer: Broadcom | Original listing

Quick summary

Broadcom Singapore-Yishun Engineering Not specified

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Role Overview

Broadcom’s Central Engineering Group is seeking an I/O Design Engineer with experience in analog and mixed-signal IC design. The candidate will contribute to the design and verification of a broad range of IP and I/Os, including leading-edge AI programs on advanced nodes. Joining a world-class team of engineers with a highly collaborative culture, the role offers opportunities for growth and development.

Responsibilities

  • Design of CMOS I/O, high-precision bandgap references, op-amps, comparators and power-on-reset circuits.
  • Run simulations to validate AC/DC performance, signal integrity, jitter and power.
  • Perform transistor reliability and EMIR analysis.
  • Work closely with layout teams to oversee physical design and verification.
  • Build Verilog, Synopsys Liberty and IBIS models.
  • Create and maintain detailed technical documentation, including datasheets, application notes and integration guides.
  • Support chip-level integration and silicon bring-up in test chips and customer products.

Technical Skills and Requirements

  • MS or PhD in Electrical Engineering.
  • 6+ years of I/O or analog circuit design experience.
  • Deep proficiency in Cadence Virtuoso Schematic/Layout capture and SPICE/Spectre circuit simulation.
  • Solid foundation in I/O protocols including GPIO, I2C, I3C, eMMC, RGMII and SPMI.
  • Familiarity with ESD, EMI and Signal Integrity.
  • Experience with advanced CMOS FinFET and GAA process nodes, including features, technology limitations and PPA tradeoffs.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Listing details

Employer
Broadcom
Location
Singapore-Yishun
Structured address
Singapore-Yishun
Category
Engineering
Base salary
Not disclosed
Valid through
Check official source
Reference
R026992
Apply safely Verify the employer domain and deadline before sharing personal information. Do not pay anyone for a recruitment opportunity.