Verified source routing for India job discovery.
Verified employer opening
Private Full Time

Staff Layout Engineer

Broadcom Singapore-Yishun
Interested in this role? Apply on employer site Continue securely to the official employer careers portal. NextCareerWay never collects an application fee.
Source-first job page Review the role, company, location, and apply destination before leaving NextCareerWay.
Official apply destination No fee collected by NextCareerWay Verify details on employer page
Experience
Not specified
Qualification
Review official listing
Posted
31 Aug 2026
Closing date
Check source
Salary
Not disclosed

Job information

About this opportunity

Employer: Broadcom | Original listing

Quick summary

Broadcom Singapore-Yishun Engineering Not specified

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Staff Layout Engineer ( Station in Singapore )

Job descriptions and the level of expertise:

The descriptions are for layout engineers for our Library Group. Library Group is a part of Central Engineering Group. 

In Library Group, we focus on circuit design for memory, I/O (Input/Output), and Standard Cells. 

Requirements

IC Layout

Strong layout knowledge with a minimum of 8 years of experience

Skills include Cadence layout, Cadence schematic capture, using CALIBRE & Hercules verification tools. 

Strong layout knowledge in submicron processes, e.g. 16nm, 7nm, 5nm,2nm ,A14 and below

Experienced in digital (standard cell, memory, I/O) layout

Experienced in analog layout is also a plus

Job description:

Responsible to understand and apply all necessary layout guidelines (standard cells, I/O memories), new process rules and other technical requirements for quality layout
Schedule time-line & layout floor-planning

Complete quality layout and verification within planned schedule (without supervision for experienced engineer)

Get up to speed quickly for new methodologies, open to new ideas and communicate well with others in the library team

Skill Set (Mem)

  • Strong experience in memory layout design and physical verifications, including LVS, DRC, ERC, Antenna, and Electro Migration in CMOS processes.
  • Experienced in Cadence Layout tools VIRTUOSO (XL,VXL or EXL), and CALIBRE verification tools.
  • Good experience in Floor-planning, hierarchy layout and chip integration.
  • Experience in memory compiler will be a plus.
  • Knowledge of Script Programming and SKILL Programming would be a plus.
  • Able to lead or train a team of junior engineers
  • Good knowledge of memory layout topology.
  • Ability to lead new technology reviews to compile documentation of layout methodology, layout flow and guidelines.
  • Self-reliant, with the ability to work independently as well as in a team.
  • Good leadership quality in project management.

Re-location

  • Must be available to re-locate to Singapore immediately.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Listing details

Employer
Broadcom
Location
Singapore-Yishun
Structured address
Singapore-Yishun
Category
Engineering
Base salary
Not disclosed
Valid through
Check official source
Reference
R026691
Apply safely Verify the employer domain and deadline before sharing personal information. Do not pay anyone for a recruitment opportunity.